

Vegas Schematic

SKL/KBL-U

2016/06/27

REV : A00

DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Vegas SKL/KBL-U


Rev

A00

Date: Monday, June 27, 2016

Sheet 1 of 105

Vegas SKL-U/KBL-U Block Diagram



Vinafix.com

(Blanking)

FOR PFE

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)



Size A4	Document Number Vegas SKL/KBL-U	Rev A00
------------	---	-------------------

Date: Thursday, June 16, 2016 Sheet 3 of 105


Main Func = CPU

#543016 Rev0.7: Ra = 500 ohm / Rb = 1k ohm
 #544669 Rev0.52:
 Ra = 56 ohm (TO BE CHANGED TO 100 OHMS) / Rb = 62 ohm and 150 ohm

#544669 CRB Rev0.52




DDR4 ball type: Interleaved Type




DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel. Clock (CLK and CLKB) and Strobe (DQS and DQS*) differential signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.

PDG: DDR/ODT 4.17 SKL U and SKL Y System Memory ODT Signal Connectivity Details


Table 4-41. ODT Signals Connectivity table. Columns: Processor, Memory Type, Side, Signal, Rule, Notes. Rows include LPDDR3 Memory Down, SKL-U LPDDR3 Memory Down, DDR3L Memory Down, DDR3L SO-DIMM, DDR3L Mixed Memory Down, DDR4 Memory Down, and DDR4 SO-DIMM.



Main Func = CPU



PCH strap pin:



[BDW Only]PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

(#543016)

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED An external Display Port device is connected to the Embedded Display Port.
	1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.

CFG TERMINATIONS

#544669 Rev0.52 (CRB)

20140807 david

SKL(#543016):


Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

<Core Design>



Title CPU (RESERVED)		
Size A3	Document Number Vegas SKL/KBL-U	Rev A00
Date Monday, June 27, 2016	Sheet 6	of 105

140mA




071.SKYLA.000U

Layout Note:
The total Length of Data and Clock (from CPU to each VR) must be equal (±0.1 inch).
Route the Alert signal between the Clock and the Data signals.

SVID DATA




SVID CLOCK



Layout Note:
1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Length match<25m1

Layout Note:
1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Length match<25m1





071.SKYLA.000U

SVID_543016:

Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R _{out} [Ω]	R _{in} [Ω]	R ₁ [Ω]	R ₂ [Ω]	V _{CCPT} [V]
VIDSOUT							100	100	0	10	
VIDSC#	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	0	50	1.0
VIDALERT #							56	Empty	220	0	


Figure 10-7. Routing Illustration for SVID Topology



071.SKYLA.000U

Layout Note:
1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Length match<25m1

Layout Note:
1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Length match<25m1



071.SKYLA.000U
 (#543016) The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.

(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω ±1%	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines


Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC

Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. * 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. * 1 = Port C is detected.

These two signals have weak internal pull-down.

Design Guideline:
 Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 ±1% Ω resistor.



Vinafix.com

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title
(Reserved)

Size A4	Document Number Vegas SKL/KBL-U	Rev A00
------------	---	-------------------

Date: Thursday, June 16, 2016 Sheet 9 of 105

CORE

U-Line 23e 28W
I_{CON}max current=10ma max = 34 A



SLICED GT

U-Line 23e 28W
I_{CON}max current=10ma max[A] = 67 A




Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (04-5mo ESR) 1x 220uF (04-5mo ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	2x 220uF (04-5mo ESR) 1x 220uF (04-5mo ESR)	Placed at backside side near to VR output Additional components needed when supporting 23e
VCCGTx Power Plane at VR output	1x 220uF (04-5mo ESR)	Placed at primary side near to VR output
VCCIO Power Plane at VR output	2x 47uF 0805	Only needed when supporting 23e
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.




Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603 7x 10uF 0402 15x 1uF 0201		Place on secondary side, underneath the package
VCCGT	8x 47uF 0805 (6.3v) 8x 10uF 0402 12x 1uF 0201		Place as close to the package as possible
VCCGTx	3x 47uF 0805 (6.3v) 7x 22uF 0603 3x 47uF 0805 5x 22uF 0603		Place as close to the package as possible Additional components needed when supporting 23e
VCCSA	8x 10uF 0402 7x 10uF 0402 7x 1uF 0201		Place on secondary side, underneath the package
VCCIO	2x 10uF 0402 4x 1uF 0201		Place as close to the package as possible
VDDQ	2x 10uF 0402 4x 1uF 0201		Place as close to the package as possible
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
VCCPLL		1x 1uF 0402	Place as close to the package as possible
VCCST		1x 1uF 0402	Place as close to the package as possible


Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCEDPIO	2x 10uF 0402		Placeholder only
VCCORC	1x 10uF 0402 6x 1uF 0201		Place on secondary side, underneath the package


PCH DERIVED RAILS




UNSLICED GT



VCCIO






+VCCMPHYGTAON_1P0 (ICCMAX. = 2.12A)



Layout Note:

- 1uF:
 - C1174 near N15
 - C1180 near K15
 - C1173 near AF20
 - C1172 near N18
 - C1175 near AB19
- 22uF:
 - C1182 C1184 near N15
- 10uF:
 - C1176 near N15








<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.











Title: **CPU (Power CAP2)**

Size: A3	Document Number: Vegas SKL/KBL-U	Rev: A00
Date: Friday, June 24, 2016	Sheet: 11	of: 105

Main Func = DDR4 SODIMM



Main Func = DDR4 SODIMM



Vinafix.com

(Blanking)

FOR PFE

<Core Design>

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Title **(Reserved)_SODIMM _SODIMM4**

Size A4	Document Number Vegas SKL/KBL-U	Rev A00
------------	---	-------------------

Date: Thursday, June 16, 2016 Sheet 14 of 105

Main Func = PCH




Table 8-1. Switchable Graphics GPIO Requirements

GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V


<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (CS-2/EMMC)**

Size A3 Document Number **Vegas SKL/KBL-U** Rev **A00**

Date: Monday, June 27, 2016 Sheet 15 of 105



PCIe Table


Port	Device	Share BUS
1	N/A	USB3_0_3
2	N/A	USB3_0_4
3	WLAN	
4	LAN	
5 (L0-L3)	GPU	
6 (L3)	HDD	SATA0
6 (L2)	ODD	SATA1
6 (L0-L1)	N/A	

USB 2.0 Table

Port	Device
0	USB3.0 port1
1	USB3.0 Port2
2	USB2.0 Port3 (20BD)
3	Finger Print
4	CAMERA
5	Card Reader
6	Touch Panel
7	WLAN

#543016 (REV_PCH_U_X_R03 Rev0-1)

Figure 3-1. HSIO Muxing on SKL PCH-LP (U Series)



#545659 The xHCI controller supports USB Debug port on all USB3.0 capable ports.

USB1 (USB3.0 Port1)

USB2 (USB3.0 Port2)

USB1 (USB3.0 port1)

USB2 (USB3.0 Port2)

USB3 (IO BD/USB2.0 Port3)

Finger Print (USB2.0 Port4)

CAMERA (USB2.0 Port5)

Card Reader (USB2.0 Port6)

Touch Panel (USB2.0 Port7)

WLAN (USB2.0 Port8)

DC resistance < 0.5ohm.

#543016: When used as DEVSLV, no external pull-up or pull-down termination required from SATA Host DEVELP.

#543016: Unused SATA0P12[0]/GPP_E12[0] pin must be terminated to either 1.3 V Vref or GND using 8.2 kΩ to 10 kΩ on the motherboard. Do not use both pull-up and pull-down. Either pull-up or pull-down is acceptable.

#543611: The SATALED# signal is open-collector and requires a weak external pull-up (8.2 kΩ to 10 kΩ) to Vref_3.

Table 24-2. PCI Express* Port Feature Details







SKL	Max Device (Ports)	Max Lanes	PCIe* Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)		
						x1	x2	x4
U	6	12	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00
			3	128b/130b	8000	1.00	2.00	3.94
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00

Table 24-3. PCI Express* Link Configurations Supported



SKL	PCIe Link Config	PCI Express* Lanes											
		1	2	3	4	5	6	7	8	9	10	11	12
U	1x4	Port1			Port5				Port9				
	2x2	Port1	Port3	Port5	Port7	Port9	Port11	Port12					
	1x2 + 2x1	Port1	Port3	Port4	Port5	Port7	Port8	Port9	Port11	Port12			
	4x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12
Y	1x4	Port1			Port5								
	2x2	Port1	Port3	Port5	Port7								
	1x2 + 2x1	Port1	Port3	Port4	Port5	Port7	Port8						
	4x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8				
	1x2								Port9				
2x1								Port9	Port10				

Main Func = PCH

Vinafix.com



#543016 Rev0.7
EXT_PWR_ALERT: Due to a bug on A0, a temporary pull-up resistor will be required to overcome the internal 25k pull-down that is active during the early portion of the power up sequence



#543016 Rev0.7
1. VCCST_PWRGD is only 1.0 V tolerant.
2. VCCST_PWRGD must go low during 6x pwr states, regardless of the voltage level of VCCST

Main Func = PCH

PCH strap pin:

eSPI or LPC Sampled at rising edge of RSMRST#

SMBALERT#/
GPP_CS This signal has a weak internal pull-down.
0 = LPC is selected for EC.
1 = eSPI is selected for EC.
This signal has a weak internal pull-down.

PCH Prim

3D3V_S5_PCH

R1822 1KR2J-1-GP

R1823 1KR2J-1-GP





3D3V_S5_PCH

R1824 1KR2J-1-GP

R1825 1KR2J-1-GP


















BOOT HALT

SPI0_MOSI 0 = ENABLED
1 = DISABLED
WEAK INTERNAL PU
This signal has a weak internal pull-up.



Register value will check later

24.25 SPI_CLK_ROM	OR0402-PAD 1 R1806 2	SPI_CLK_CPU	AV2
24.25 SPI_S0_ROM	OR0402-PAD 1 R1807 2	SPI_S0_CPU	AW3
24.25 SPI_S1_ROM	OR0402-PAD 1 R1808 2	SPI_S1_CPU	AV3
25 SPI_WP_ROM	OR0402-PAD 1 R1809 2	SPI_WP_CPU	AW2
26 SPI_HOLD_ROM	OR0402-PAD 1 R1811 2	SPI_HOLD_CPU	AW4
24.25 SPI_CS_ROM_N0	OR0402-PAD 1 R1812 2	SPI_CS_CPU_N0	AW5



DELL Wistron Corporation
21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

File: **CPU (LPC/SPI/SMBUS/CLK)**
Size: A2
Date: Monday, June 27, 2018

Rev: **A00**
Sheet: 18 of 106

Layout: Place at the open door area.


Main Func = PCH

PCH strap pin:

Flash Descriptor Security Override/
Intel ME Debug Mode

HDA_SDOUT	Low = Default * High = Enable
-----------	----------------------------------

The internal pull-down is disabled after
PLTRST# deasserts




PCH strap pin:

NO REBOOT




HDA_SPKR	* Low = Enable (Default) High = Disable
----------	--

The internal pull-down is disabled after
PLTRST# deasserts



<Core Design>


DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (AUDIO/SDIO/SDXC)			
Size	Document Number	Rev	
A4	Vegas SKL/KBL-U	A00	
Date	Monday, June 27, 2016	Sheet	19 of 105




PCH strap pin:

No Reboot	Sampled at rising edge of PCH_PWROK
GSP10_MOSI / GPP_B18	0 = Disable "No Reboot" mode. 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.





The signal has a weak internal pull-down.






Intel has removed SWCI controller from S0W and proposed to use UART interface for Win7 debug.




Main Func = PCH




Layout Note:
 1uF:
 C2105 near V19
 C2106 near AK17
 C2107 near AG15
 C2109 near Y16
 C2110 near T16
 C2111 near AJ19





Layout Note:
 1uF:
 C2101 near AB19
 C2104 near K17
 C2116 near A10
 C2121 near AL1



Layout Note:
 22uF:
 C2113 near K15



Layout Note:
 22uF:
 C2116 near K15



Layout Note:
 1uF:
 C2116 near A10
 22uF:
 C2115 near K19
 C2119 near N20
 C2122 near L19

<Core Design>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (POWER1)**

Size: A3	Document Number: Vegas SKL/KBL-U	Rev: A00
Date: Friday, June 24, 2016	Sheet: 21	of 105

Main Func = PCH


Vinafix.com



FOR PCH

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (RSVD)			
Size A4	Document Number Vegas SKL/KBL-U	Rev A00	
Date: Thursday, June 16, 2016		Sheet 22 of	105




071.SKYLEA.000U

Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	
BA1	NCTFVSS	Test Point (TP)	Corner BB1
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	
C1	NCTFVSS	Test Point (TP)	Corner A1
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	



Main Func = KBC

















PCB VERSION AD(P)PNS

PCB REV	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
R2443	100.0K	35.0K	2.50V
X02 (S1)	100.0K	35.0K	2.50V
X02 (S2)	100.0K	33.0K	2.40V
X02(SD)	100.0K	47.0K	2.20V
AW (1)	100.0K	64.5K	2.8V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.80V
Reserved	100.0K	143.0K	1.30V
Reserved	100.0K	174.0K	1.30V
Reserved	100.0K	215.0K	1.04V

MODEL_ID (DET/GP07)


MODEL_ID	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
Y005_NSL_TMTL	100.0K	10.0K(4)	3.0V
Y005_NSL_TMTL	100.0K	10.0K(4)	3.0V
Y005_NSL_TMTL	100.0K	10.0K(4)	3.0V
Y005_NSL_TMTL	100.0K	10.0K(4)	3.0V
Y005_NSL_TMTL	100.0K	10.0K(4)	3.0V
Y005_NSL_TMTL	100.0K	10.0K(4)	3.0V
Y005_NSL_TMTL	100.0K	10.0K(4)	3.0V
Y005_NSL_TMTL	100.0K	10.0K(4)	3.0V
Y005_NSL_TMTL	100.0K	10.0K(4)	3.0V
Y005_NSL_TMTL	100.0K	10.0K(4)	3.0V



Main Func = SPI Flash


Vinafix.com

SPI Flash ROM1(16M) for PCH



72.12873.001


Main Func = RTC



20.F2316.002


75.00040.07D
2nd = 75.00040.C7D

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <h3>Flash/RTC</h3>	
Size A4	Document Number <h3>Vegas SKL/KBL-U</h3>	Rev A00	
Date: Monday, June 27, 2016		Sheet 25 of 105	

Main Func = Thermal Sensor


Vinafix.com



change the fan define & connect P/N 020.F0283.0003 by Andy 1/27



FOR PFE



<Core Design>


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **THERMAL NCT7718W/Fan**

Size A3	Document Number	Rev
Date: Monday, June 27, 2016	Vegas SKL/KBL-U	A00

Sheet 26 of 105

Audio Codec Chip ALC3246



Power requirement:
DVDD must >= DVDD_IO

+3.3V	1.8V	DVDD	+3.3V	1.8V	DVDD	IO	Result
3.3V+/-10%	3.3V+/-10%	3.3V+/-10%	3.3V+/-10%	1.8V+/-5%	3.3V+/-10%	IO	support
3.3V+/-10%	3.3V+/-10%	3.3V+/-10%	1.8V+/-5%	1.8V+/-5%	3.3V+/-10%	IO	support
1.8V+/-5%	1.8V+/-5%	3.3V+/-10%	1.8V+/-5%	1.8V+/-5%	3.3V+/-10%	IO	support
1.8V+/-5%	1.8V+/-5%	3.3V+/-10%	1.8V+/-5%	1.5V+/-5%	3.3V+/-10%	IO	support
1.8V+/-5%	1.8V+/-5%	3.3V+/-10%	1.8V+/-5%	3.3V+/-10%	3.3V+/-10%	IO	Not support

84.02130.031
2nd = 84.00102.031
3rd = 84.03413.B31

Core Design

DELL Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File: **Audio Codec ALC3246**

Size: A2 Document Number: **Vegas SKL/KBL-U** Rev: A00

Date: Monday, June 27, 2016 Sheet: 27 of 108

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Vegas SKL/KBL-U

Rev
A00


Date: Thursday, June 16, 2016

Sheet 28 of 105



Main Func = Audio

Layout Note:


Speaker trace width >40mil @ 2W4ohm speaker power



CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-



Universal Jack (Moved to I/O Board)



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio IO**

Size A3	Document Number	Rev
	Vegas SKL/KBL-U	A00
Date: Monday, June 27, 2016	Sheet 29 of 105	

Vinafix.com

(Blanking)

FOR P/E

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A4

Document Number

Vegas SKL/KBL-U



Rev

A00





Date: Thursday, June 16, 2016

Sheet 30 of 105

LAN CHIP (10/100/1000M & 10/100M co-lay)




RTL8111GUS-CG	RTL8111G-CGT	RTL8106EUS-CG	RTL8106E-CG
71.08111.W03	71.08111.W03	71.08106.003	071.08106.0003
SWR mode	LDO mode	SWR mode	LDO mode
10/100/1000M	10/100/1000M	10/100M	10/100M



	BOM Option	1.0V Source	Ra	Ch	Cc	Cd	Ce	La	Ci	Cj	Ck	Cl	Cg
RTL8111G-CGT (71.08111.W03)	8111G	LDO	O	O	O	O	O	X	X	X	X	X	X
RTL8111GUS-CG (71.08111.W03) / RTL8106EUS-CG (71.08106.003)	LAN_SW	SWR	X	X	O	O	O	O	O	O	O	O	X
RTL8106E-CG (071.08106.0003)	8106E	LDO	X	X	X	X	X	X	X	X	X	X	O


LAN Transformer (10/100/1000M & 10/100M co-lay)



Layout note:
30 mil spacing between MDI differential pairs.

Layout note:
30 mil spacing between MDI differential pairs.

Follow Reference Schematic 0.01uF-0.4uF



<Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **XFOM&RJ45**

Size: A3	Document Number: Vegas SKL/KBL-U	Rev: A00
Date: Monday, June 27, 2016	Sheet 32 of 105	


Main Func = Card Reader

Vinafix.com



FOR PFE

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Card Reader-RTS5170		
Size A4	Document Number Vegas SKL/KBL-U	Rev A00
Date: Monday, June 27, 2016		Sheet 33 of 105

Vinafix.com

(Blanking)

FOR PFE

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number


Vegas SKL/KBL-U

Rev
A00


Date: Thursday, June 16, 2016

Sheet 34 of 105

Main Func = USB3.0 Port1




Main Func = USB2.0 Port3




FOR PPT

Main Func = USB3.0 Port1




Main Func = USB3.0 Port2




Vinafix.com

USB port 3 (USB2.0 only) CMC



USB ESD Diode Stuff for ESD R2 spec



<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB20			
Size A4	Document Number Vegas SKL/KBL-U		Rev A00
Date: Monday, June 27, 2016		Sheet 37 of	105

Vinafix.com

(Blanking)

For PE

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Vegas SKL/KBL-U

Rev

A00

Date: Thursday, June 16, 2016

Sheet 38 of 105

Vinafix.com

(Blanking)

For PE

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number


Vegas SKL/KBL-U

Rev
A00



Date: Thursday, June 16, 2016

Sheet 39 of 105


ROSA Run Power




Power Good




VCCSTG and VCCIO



EOPIO and EDRAM




V1.8S




MANAGEMENT RAIL POWER GENERATION

VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization.




Main Func = Power & Sequence

Vinafix.com



FOR PFE

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Connected_Standby(1/2)+DS3		
Size A4	Document Number Vegas SKL/KBL-U	Rev A00
Date: Thursday, June 16, 2016		Sheet 41 of 105

Vinafix.com

(Blanking)

FOR PFE

<Core Design>


DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Connected_Standby(2/2)**


Size A4	Document Number Vegas SKL/KBL-U	Rev A00
------------	---	-------------------

Date: Thursday, June 16, 2016 Sheet 42 of 105


Main Func = ADT Input



Main Func = M-BAT Input



Main Func = Charger



84.2N702.A3F
2nd = 84.2N702.E3F
4th = 84.DMN66.03F
3rd = 75.00801.07C

VAC DET
Greater than 2.633 V
Less than 3.5 V

AC_IN: 3.35~3.75V

ISL8521AHZ-T-GP
074.95521.0A73


Use bom change to ISL88733
(P/N: 074.88739.0073)

2nd = 83.R2003.W81
3rd = 75.00054.A7D


$$V_{CCLIMHW} = \frac{V_{CCLIMHW}}{32} \times PR4436$$

$$V_{ACLIMHW} = \frac{V_{ACLIMHW}}{32} \times PR4433$$

Need fine tune






PR4405	2 cell	3 cell	4 cell
INVDC	100k	66.5k	82.5k
HYBRID	165k	182k	147k



Main Func = 3D3V_5V


Vinafix.com



Change PU4503 from 074.06575.0A to 74.51225.073 by power change 2/26

Design Current=3.5A
5.25A<OCP>6.3A

Design Current=6.85A
10.275A<OCP>12.33A



Close to VFB Pin (pin5)

Close to VFB Pin (pin2)

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP IND 3.3UH PCMC063T-3R3MN Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap:CHIP CAP EL 220U 6.3V M6.3*4.4 /Chemi-con/ 18mohm / 79.22710.3KL
H/S: SIS412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
L/S: SIS412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOKE 2.2U PCMC063T-2R2MN 18mohm/20mohm Isat =14Arms 68.2R210.20B
O/P cap:CHIP CAP EL 220U 6.3V M6.3*4.4 /Chemi-con/ 18mohm / 79.22710.3KL
H/S: SIS412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
L/S: SIS780 / 14.5mOhm/17.5mOhm@4.5Vgs / 84.00780.037

Core Design


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCDC-3D3V&5V**

Size: A2 Document Number: **Vegas SKL/KBL-U** Rev: **A00**

Date: Monday, June 27, 2016 Sheet: 45 of 106

Vinafix.com



	U22 15W	U23e 28W
PR4617	102K (64,10235,60L)	100K (64,10035,60L)
PR4641	Dummy	73K (64,73225,55L)
PR4640	12.4K (64,12425,60L)	16.9K (64,16925,60L)
PR4637	48.7K (64,48725,55L)	73.2K (64,73225,55L)
PR4643	Dummy	10K (64,10035,60L)
PR4654	Dummy	4.87K (64,48725,60L)
PC4624	Dummy	05410 (78,4722,29L)
PR4642	1K (64,10035,60L)	Dummy
PR4662	48.7K (64,48725,60L)	100K (64,10035,60L)

«Core Design»


Wistron Corporation
21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

File: **NCP81208MN_CPU_VCORE(1/3)**

Size A2 Document Number **Vegas SKL/KBL-U** Rev **A00**

Date: Monday, June 27, 2016 Sheet 46 of 106

Main Func = CPU_CORE





Confirm with EE:
22uF/0805 total 32pcs (DY 5 pcs)

46 PWR_VCCGT_PWMA
46.47.50 PWR_VCORE_DRVON

Confirm with EE:
22uF/0805 total 35pcs (DY 5 pcs)

FOR PMP



Vinafix.com

(Blanking)

For PE

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title **NCP81210MN_CPU_VCCGTUS**

Size A4	Document Number Vegas SKL/KBL-U	Rev A00
------------	---	-------------------

Date: Thursday, June 16, 2016 Sheet 49 of 105

Main Func = CPU_CORE

Vinafix.com



#544669 Intel CRB Rev0.53
+VCCSA (ICCMAX. =6A)

Confirm with EE:
22uF/0805 total 20pcs (DY 5 pcs)

<Core Design>





DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **NCP81253MN_CPU_VCCSA**

Size: A3 Document Number: **Vegas SKL/KBL-U** Rev: **A00**



Date: Monday, June 27, 2016 Sheet 50 of 105

Vinafix.com




State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Vout = 0.6V
 Iomax = 1.2A



PR5116 from 12.1kOhm change to 15.8kOhm(64.15825.60L) to setting VDDQ +1.2V
 Due to pin 11 VID is pull high, Vref. should be 0.675V
 by power team Edward 1/30

APL930 for VPP_2D5V




Vinafix.com

(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A4	Document Number Vegas SKL/KBL-U	Rev A00
Date: Thursday, June 16, 2016		Sheet 52 of 105

Vinafix.com

AOZ2262 for 1D0V



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **AOZ2262QI_1D0V**

Size: A3	Document Number: Vegas SKL/KBL-U	Rev: A00
Date: Monday, June 27, 2016	Sheet: 53	of: 105

Main Func = 1D8V

Vinafix.com

APL5930 for 1D8V_S5



40 1D8V_S5_PWROK <<<<
 17,40,45,53 3V_5V_POK >>>>

[#544669 Rev0.53]




<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.




Title: **LDO-V1D5V&V1D8V**

Size: A4	Document Number: Vegas SKL/KBL-U	Rev: A00
Date: Monday, June 27, 2016	Sheet 54 of 105	

Main Func = CRT






Change the VGA connect by Andy 1/14




Layout note:
R5607, R5608, R5606 need to close U5601
Trace length not over 300 mil

Layout note:
C5611 & C5612 & C5613 & C5614 & C5618 & C5619 & L5601 & L5602 & L5603
need to close connect






Layout note:
close to pin17





071.02166.0003

<Core Design>


Main Func = HDMI



69.50007.691:
OBS REASON: Please transfer to down size item 69.48001.081 for cost reduction and good cost down trend



EMI Request:



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI**


Size: A3	Document Number: Vegas SKL/KBL-U	Rev: A00
Date: Monday, June 27, 2016	Sheet: 57	of: 105

Vinafix.com

(Blanking)

FOR P/E

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A3	Document Number Vegas SKL/KBL-U	Rev A00
Date: Thursday, June 16, 2016		Sheet 58 of 105

Vinafix.com

(Blanking)

FOR P/E



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A3	Document Number Vegas SKL/KBL-U	Rev A00
Date: Thursday, June 16, 2016		Sheet 59 of 105


Main Func = HDD

SATA HDD Connector


CONN	S1	FFC
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
GND	P1	
GND	P2	
GND	P3	
5V	P4	10
5V	P5	11
5V	P6	12
GND	P7	
GND	P8	



16 SATA_TX_CPU_P0
16 SATA_TX_CPU_N0
16 SATA_RX_CPU_N0
16 SATA_RX_CPU_P0



Layout Note:
Place near HDD1




Swap based on the swap report.


Main Func = ODD

ODD Connector


For NOVA if use ODD2, the cable need to add ont type



SWAP by Andy 1/22



16 SATA_ODD_PRSNT#
16 SATA_RX_CPU_P1
16 SATA_RX_CPU_N1
16 SATA_TX_CPU_N1
16 SATA_TX_CPU_P1





<Core Design>



Title SATA IF HDD/ODD		
Size A3	Document Number Vegas SKL/KBL-U	Rev A00
Date Monday, June 27, 2016	Sheet 60	of 105




Main Func = WLAN

Reserved for NGFF Debug Card



EE Note:
For NFGG Debug Card:
Stuff Ra, Rb; DY Rc.

Note: pin 76 and pin 77 need contact to GND



Support: Intel Dual Band Wireless-AC 3160

AFTE14P-GP	AFTP6101	1	3D3V WLAN_S0
AFTE14P-GP	AFTP6105	1	WLAN_CLKREQ_WLAN#
AFTE14P-GP	AFTP6106	1	WLAN_DISABLE#1
AFTE14P-GP	AFTP6107	1	BLUETOOTH_EN_NGFF
AFTE14P-GP	AFTP6108	1	PLT_RST_NGFF#
AFTE14P-GP	AFTP6109	1	USB_CON_PN7
AFTE14P-GP	AFTP6110	1	USB_CON_PP7

<Core Design>

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **NGFF WLAN CONN**

Size A3	Document Number	Rev
	Vegas SKL/KBL-U	A00
Date: Monday, June 27, 2016	Sheet 61	of 105

Vinafix.com

(Blanking)

FOR PFE

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4	Document Number Vegas SKL/KBL-U	Rev A00
------------	---	-------------------

Date: Thursday, June 16, 2016 Sheet 62 of 105

Vinafix.com

(Blanking)

For PE

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)**

Size A4	Document Number Vegas SKL/KBL-U	Rev A00
------------	---	-------------------


Date: Thursday, June 16, 2016 Sheet 63 of 105

Main Func = Power BTN




Power button

Main Func = Battery LED



Main Func = HDD LED

SATA HDD LED Low activated from PCH GPIO



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED Board&Power Button**



Size A3	Document Number	Rev
	Vegas SKL/KBL-U	A00
Date: Monday, June 27, 2016	Sheet 64	of 105

Main Func = KB


Internal Keyboard Connector



CAP LED Control
LOW acted from KBC GPIO



Keyboard Backlight (Reserved)



Main Func = TPAD


Support PTP

PS2


I2C

SMBUS

12,13,18,56,67 PCH_SMBCLK
 12,13,18,56,67 PCH_SMBDATA
 Need to check with SW.




Precision Touch Pad Connector



Pin number	Pin name
1	VDD
2	DAT(I2C)
3	CLK(I2C)
4	GND
5	ATTN
6	GPIO
7	DAT(PS2)
8	CLK(PS2)

Need to check if it is Active High or Active Low and check if there is PH on TPAD side.



TP_VDD	1	AFTP6529
TPCLK_C	1	AFTP6530
TPDATA_C	1	AFTP6534
I2C1_SCL_R	1	AFTP6528
I2C1_SDA_R	1	AFTP6527
INT_TPW	1	AFTP6525
TP_LOCK#	1	AFTP6526

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board&Touch Pad**

Size: Custom Document Number: **Vegas SKL/KBL-U** Rev: **A00**


Date: Monday, June 27, 2016 Sheet: 66 of 106

Vinafix.com

I/O Board Connector

Cardreader
USB3(USB2.0)

Universal Jack



Pitch: 1mm
Power: 6 pins
GND: 7 pins
AGND: 2 Pins

USB_PN5_C	1	AFTP6601	AFTE14P-GP
USB_PP5_C	1	AFTP6602	AFTE14P-GP
USB_PN2_C	1	AFTP6603	AFTE14P-GP
USB_PP2_C	1	AFTP6604	AFTE14P-GP
RING2_R	1	AFTP6605	AFTE14P-GP
AUD_PORTA_L_R_B	1	AFTP6606	AFTE14P-GP
JACK_PLUG	1	AFTP6607	AFTE14P-GP
AUD_PORTA_R_R_B	1	AFTP6608	AFTE14P-GP
SLEEVE_R	1	AFTP6609	AFTE14P-GP
USB20_VCCA	1	AFTP6610	AFTE14P-GP
AUD_AGND	1	AFTP6611	AFTE14P-GP
	1	AFTP6612	AFTE14P-GP

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **IO Board Connector**

Size: A3	Document Number: Vegas SKL/KBL-U	Rev: A00
Date: Monday, June 27, 2016	Sheet: 66	of 105

Free Fall Sensor

DVT1 add FFS 2/18

Vinafix.com




Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

Vinafix.com



20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41
DB1 Optional: New one smaller LPC connector is 20.F1180.010.

<Core Design>



Title		
Dubug connector		
Size A4	Document Number Vegas SKL/KBL-U	Rev A00
Date: Monday, June 27, 2016	Sheet 68 of 105	

Vinafix.com

(Blanking)

FOR PFI

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Vegas SKL/KBL-U

Rev
A00

Date: Thursday, June 16, 2016

Sheet 69 of 105

Vinafix.com

(Blanking)

FOR PFE

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Vegas SKL/KBL-U

Rev
A00

Date: Thursday, June 16, 2016

Sheet 70 of 105

Vinafix.com

(Blanking)

For PE

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A4

Document Number

Vegas SKL/KBL-U

Rev

A00

Date: Thursday, June 16, 2016

Sheet 71 of 105

Vinafix.com

(Blanking)

FOR PFE

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB3.0 PORT

Size

A4

Document Number

Vegas SKL/KBL-U

Rev

A00

Date: Thursday, June 16, 2016

Sheet 72 of 105

Vinafix.com

(Blanking)

FOR PFE

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Vegas SKL/KBL-U

Rev

A00


Date: Thursday, June 16, 2016

Sheet 73 of 105

Vinafix.com

(Blanking)
FOR P/E


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Vegas SKL/KBL-U	Rev A00
Date: Thursday, June 16, 2016		Sheet 74 of 105

Vinafix.com

(Blanking)
FOR P/E

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Vegas SKL/KBL-U	Rev A00
Date: Thursday, June 16, 2016		Sheet 75 of 105

Main Func = dGPU





Vinafix.com

GFX & GPP, 85Ω GFX & GPP CLK, 85Ω GPU1A 1 OF 7

- 16 PEG_TX_GPU_P0
16 PEG_TX_GPU_N0
- 16 PEG_TX_GPU_P1
16 PEG_TX_GPU_N1
- 16 PEG_TX_GPU_P2
16 PEG_TX_GPU_N2
- 16 PEG_TX_GPU_P3
16 PEG_TX_GPU_N3


Table 3-5 PCI Express® Bus Interface

Pin Name	I/O	Description
PERSTb	I	Fundamental reset. 3.3-V tolerant pad. This signal must be asserted during any fundamental reset event, such as power up, warm boot, reset button pressed, CTL-ALT-DEL, Windows restart, or wake from D3.
PCIE_REFCLKP/N	I	PCI Express PLL differential reference clock (+/-). 100-MHz (± 300 ppm) input frequency; 0-V to 0.7-V single-ended swing.
PCIE_TX[7:0]P/N	O	PCI Express transmitter output data channel TX[7:0] (+/-). Differential serial data transmitted up to a 8.0-GT/s bit rate.
PCIE_RX[7:0]P/N	I	PCI Express receiver input data channel RX[7:0] (+/-). Differential serial data received up to a 8.0-GT/s bit rate.
PCIE_CALR_RX	I	Connect to PCIe_VDDC through a 1-kΩ (1% tolerance) resistor.
PCIE_CALR_TX	I	Connect to PCIe_VDDC through a 1.69-kΩ (1% tolerance) resistor.
CLKREQB	O	Reserved, do not connect on the PCB.




Main Func = dGPU

GPU1E 5 OF 7




JET-XT-S3-GP


OPS



1.8V and 0.95V for Clock resource




GPU1F 6 OF 7



JET-XT-S3-GP

OPS

GPU1G 7 OF 7



JET-XT-S3-GP

OPS

BALL: AB11, AB12
R16 : NC
MESO : VDDC


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title 077_GPU (2/5) DIGITALOUT			
Size	Project Name		Rev
	Vegas SKL/KBL-U		X00
Date: Friday, June 24, 2016	Sheet 77 of 105		




Please MVREF drivers and Caps close to ASIC

DDR3/GDDR3 Memory Stuff Option(R16)

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1D35V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R





Place all these componets very close to GPU (within 25mm) and keep all componets close to each other
This basic topology should be used for DRAM_RST for DDR3/GDDR3



Main Func = dGPU

AMD schematic Review need
10uF x 1, 2.2uF x5, 0.1uF x1, 0.01uF x1



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **080_GPU (5/5) PWR/GND**


Size: Project Name: **<Project Name>** Rev: _____

Date: Thursday, June 16, 2016 Sheet 80 of 105


Main Func = Vram (DDR3L)



Place close VRAM1VDDQ ball




Place close VRAM2 VDD ball






R7805 R7810


Single Rank, 40.2 Ohm = 64.40R25.6DL
Dual Rank, 80.6 Ohm = 64.80R65.6DL




Frame Buffer Partition A-Lower Half




Main Func = Vram (DDR3L)




Place close VRAM3VDDQ ball






Place close VRAM4VDDQ ball



R7905 R7910



Frame Buffer Partition A-Lower Half



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM3,4 (2/4)**

Size A3 Document Number: **Vegas SKL/KBL-U** Rev: **A00**

Date: Monday, June 27, 2016 Sheet 82 of 105

Vinafix.com

(Blanking)

FOR PFE

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)

Size
A3

Document Number

Vegas SKL/KBL-U

Rev

A00

Date: Thursday, June 16, 2016

Sheet 83 of 105

Vinafix.com


(Blanking)

FOR P/E

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
GPU-VRAM7,8 (4/4)		
Size	Document Number	Rev
A3	Vegas SKL/KBL-U	A00
Date: Thursday, June 16, 2016	Sheet 84 of	105

Main Func = dGPU power




Main source: 84.03660.037

Main source: 84.03660.037

Wistron Corporation
 緯創資通
 21F, 88, Sec. 1, Hsin Tai Yui Rd., Hsinchu, Taipei Hsin 211, Taiwan, R.O.C.

File		Rev	A00
Size	Document Number		
Date	Monday, June 27, 2016	Sheet	85 of 106

3D3V_S0 to 3D3V_VGA_S0 Transfer





GPU PWR Sequencing

3D3V_VGAS0
 => 0D95V_VGA_S0/1D8V_VGA_S0
 => 1D5V_VGA_S0
 => VGA_CORE


All the ASIC supplies must reach their respective nominal voltages within **20ms** of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50mV/us.

It is recommended that the 3.3V rail ramp up first.

It is recommended that the 0.95V rail reach at least 90% of its normal value no later than 2ms from the start of VDDC ramping up.



SYW232 for 0.95V_S5



Vinafix.com

(Blanking)

FOR P/E

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Vegas SKL/KBL-U

Rev

A00

Date: Thursday, June 16, 2016

Sheet 87 of 105

Vinafix.com

(Blanking)

FOR PFE

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Vegas SKL/KBL-U



Rev

A00


Date: Thursday, June 16, 2016

Sheet 88 of 105

Main Func = UnusedParts



Main Func = EMI & RF Capacitors



<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size: A3
 Date: Thursday, June 16, 2016

Document Number: **Vegas SKL/KBL-U**

Rev: **A00**

Sheet 89 of 105

Vinafix.com

(Blanking)

FOR PFE

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Vegas SKL/KBL-U

Rev


A00

Date: Thursday, June 16, 2016

Sheet 90 of 105

SSID = TPM

Vinafix.com



1.6.2 LPC Host Interface






Figure 1-6. Host-LPC Interface Connection


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <h3 style="text-align: center;">TPM</h3>	
Size A4	Document Number Vegas SKL/KBL-U	Rev A00	
Date: Monday, June 27, 2016		Sheet 91	of 105

SSID = Finger Print




Layout Note:
close to FPR1



Note :
Module:
1.Sensor Type;Semiconductor
2.Interface:USB 1.0 and 2.0 Full Speed

- FingerPrint Pin Assignments.**
- Pin 1 = 3.3VIn
 - Pin 2 = (ND)
 - Pin 3 = D-
 - Pin 4 = D+
 - Pin 5 = Reset_N
 - Pin 6 = GND




- 1 FP_PWR
- 1 USB_PN3_C
- 1 USB_PP3_C

Vinafix.com

(Blanking)



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number	Rev	
A3	Vegas SKL/KBL-U	A00	
Date: Thursday, June 16, 2016		Sheet	93 of 105

Vinafix.com

(Blanking)



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
(Reserved)		
Size	Document Number	Rev
A3	Vegas SKL/KBL-U	A00
Date: Thursday, June 16, 2016		Sheet 94 of 105

Vinafix.com

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number	Rev	
A3	Vegas SKL/KBL-U	A00	
Date: Thursday, June 16, 2016		Sheet	95 of 105

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Vegas SKL/KBL-U

Rev

A00

Date: Thursday, June 16, 2016

Sheet 96 of 105

Vinafix.com

(Blanking)

For PFE

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size

A4

Document Number

Vegas SKL/KBL-U

Rev

A00

Date: Thursday, June 16, 2016


Sheet 97 of 105



Vinafix.com

(Blanking)

FOR P/E

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Switch			
Size	Document Number	Rev	
A3	Vegas SKL/KBL-U	A00	
Date:	Thursday, June 16, 2016	Sheet	98 of 105



<Core Design>



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP;PCH XDP

Size

Document Number

Rev

Vegas SKL/KBL-U


A00

Date: Thursday, June 16, 2016

Sheet 99 of 105


CLK Block Diagram

Vinafix.com




T B D


SKL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]




For DDR4 power sequence



KBL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]




Tulip Skylake POWER UP SEQUENCE DIAGRAM (NON Deep Sx Platform)




AMD GPU Power sequence

3DSV_VGA0
=> 0DSV_VGA_S0/1DSV_VGA_S0
=> 1DSV_VGA_S0
=> VGA_CORE



20ms
All the AGIC supplies must reach their respective nominal voltages within of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50mV/us. It is recommended that the 3.3V rail ramp up first. It is recommended that the 0.95V rail reach at least 90% of its normal value no later than 2ms from the start of VDDC ramping up.





PCH SMBus Block Diagram

KBC SMBus Block Diagram




FOR PFE


<Core Design>

Thermal Block Diagram

Vinafix.com



Audio Block Diagram



FOR PFE

<Core Design>